Arm VERSION 1.2 Manual de usuario Pagina 267

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 360
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 266
Vector Floating-point Programming
ARM DUI 0068B Copyright © 2000, 2001 ARM Limited. All rights reserved. 6-29
6.7.10 FMDRR and FMRRD
Transfer contents between two ARM registers and a double-precision floating-point
register.
Syntax
FMDRR{cond} Dn, Rd, Rn
FMRRD{cond} Rd, Rn, Dn
where:
cond
is an optional condition code (see VFP and condition codes on page 6-8).
Dn
is the VFP double-precision register.
Rd, Rn
are ARM registers. Do not use r15.
Usage
FMDRR Dn, Rd, Rn
transfers the contents of
Rd
into the low half of
Dn
, and the contents of
Rn
into the high half of
Dn
.
FMRRD Rd, Rn, Dn
transfers the contents of the low half of
Dn
into
Rd
, and the contents of
the high half of
Dn
into
Rn
.
Exceptions
These instructions do not produce any exceptions.
Architectures
These instructions are available in VFPv2 and above.
Examples
FMDRR d5, r3, r4
FMRRDPL r12, r2, d2
Vista de pagina 266
1 2 ... 262 263 264 265 266 267 268 269 270 271 272 ... 359 360

Comentarios a estos manuales

Sin comentarios