ARM Cortex R4F Manual de usuario Pagina 23

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 64
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 22
© G.N. Khan ARM Processors/Cores – EE8205: Embedded Computer Systems Page: 23
ARM Cortex-M3
Implement Thumb-2 instruction subset of ARM Instruction Set.
Most Thumb-2 instructions are 16-bit wide that are expanded
internally to a full 32-bit ARM instructions.
ARM CPUs are capable of performing multiple low-level
operations in parallel.
A hardware sign extender convert 8-16 bit operands to 32-bit
Load store architecture.
Barrel shifter allows operand R
m
to beshited first and then ALU
can perform another operation (e.g. add, subtract, mul etc.)
Barrel shifter can do 5X = X + 2
2
X; -7X = X-2
3
X.
MAC is memory address calculator for different addressing of
arrays and repetitive address calculations.
R
0
-R
12
GPR, R
13
-R
15
special purpose registers i.e. SP, PC and LR
(that holds the return address when a subroutine is called.
Vista de pagina 22
1 2 ... 18 19 20 21 22 23 24 25 26 27 28 ... 63 64

Comentarios a estos manuales

Sin comentarios