ARM Cortex r1p3 Ficha de datos Pagina 50

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 138
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 49
ARM
©
dual timer module (SP804) RM0352
50/138 DocID024647 Rev 1
8.2.2 Functional description
The dual timer module block diagram is shown in Figure 6.
Figure 6. Dual timer module block diagram
1. In Figure 6 test logic is not shown for clarity.
The dual timer module is described in the following sections:
AMBA APB interface
Free running counter blocks
Interface reset
Clock signals and clock enables
Prescaler operation
Timer operation on
Interrupt behavior
Programming the timer interval
Identification registers
AMBA APB interface
The AMBA APB slave interface generates read and write decodes for accesses to all
registers in the dual timer module.
7LPHU IUHH UXQQLQJFRXQWHU
7LPHU/RDG
3UHVFDOHU
UHJLVWHU
35(6(7Q
36(/
3(1$%/(
$0%$ $3%LQWHUIDFH
3:'$7$>@
3$''5>@
)UF6HO
7LPHU%*/RDG
UHJLVWHU
7LPHU&RQWURO
UHJLVWHU
3:5,7(
3$''5>@
3:'$7$>@
,'UHJLVWHUV
)UF'DWD>@
)UF6HO
)UF'DWD>@
ELWGRZQFRXQWHU
7LPHU9DOXH
,QWHUUXSWDQG 
35'$7$>@
3&/.
,QWHJUDWLRQWHVW UHJLVWHUV
UHJLVWHU UHORDGFRQWURO
7,0,17
7,0&/.(1
7,0&/.
5DZLQWHUUXSWVWDWXV UHJLVWHU
0DVNHGLQWHUUXSWVWDWXV UHJLVWHU
,QWHUUXSWFOHDU UHJLVWHU
7LPHU IUHH UXQQLQJFRXQWHU
7LPHU/RDG 
3UHVFDOHU
UHJLVWHU
7,0,17&
7LPHU%*/RDG
UHJLVWHU
7LPHU&RQWURO
UHJLVWHU
ELWGRZQFRXQWHU
7LPHU9DOXH
UHJLVWHU
,QWHUUXSWDQG
UHORDGFRQWURO
7,0,17
7,0&/.(1
5DZLQWHUUXSWVWDWXV UHJLVWHU
0DVNHGLQWHUUXSWVWDWXV UHJLVWHU
,QWHUUXSWFOHDU UHJLVWHU
$0
Vista de pagina 49
1 2 ... 45 46 47 48 49 50 51 52 53 54 55 ... 137 138

Comentarios a estos manuales

Sin comentarios